[	
1	1
ĺ	J
_	DTO

PTO/SB/05 (4/98)
Please type a plus sign (+) inside this box 

Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. | HRL11 First Inventor or Application Identifier | Joel Schulman Laterally Varying Multiple Diodes Express Mail Label No. EK034381351US

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	Assistant Commissioner for Patents  ADDRESS TO: Box Patent Application  Washington, DC, 20231
See MPEP chapter 600 concerning utility patent application contents.  1. X * Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing)  2. X Specification [Total Pages 9] - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure  3. X Drawing(s) (35 U.S.C. 113) [Total Sheets 7]  4. Oath or Declaration [Total Pages 3]  4. Oath or Declaration [Total Pages 3]  5. Copy from a prior application (37 C.F.R. § 1.6: (for continuation/divisional with Box 16 completed)  6. DELETION OF INVENTOR(S) 6. Signed statement attached deleting inventor(s) named in the prior application see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b)	Microfiche Computer Program (Appendix)  6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)  a. Computer Readable Copy  b. Paper Copy (identical to computer copy)  c. Statement verifying identity of above copies  ACCOMPANYING APPLICATION PARTS  7. Assignment Papers (cover sheet & document(s))  8. 37 C.F.R.§3.73(b) Statement Power of (when there is an assignee)  9. English Translation Document (if applicable)  10. Information Disclosure Statement (IDS)/PTO-1449 Citations  11. Preliminary Amendment  12. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)  **Small Entity Statement filed in prior application, Status still proper and desired (PTO/SB/09-12) Certified Copy of Priority Document(s) (if foreign priority is claimed)
*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTIFEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPTIF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).	
Continuation Divisional Continuation-in-part  Prior application information: Examiner  For CONTINUATION or DIVISIONAL APPS only: The entire disclosur  under Box 4b, is considered a part of the disclosure of the accompareference. The incorporation can only be relied upon when a portic	d supply the requisite information below and in a preliminary amendment:  (CIP) of prior application No:/
Customer Number or Bar Code Label (Insert Customer No. or A	or Correspondence address below
Name Cary Tope-McKay	
Address 28904 Boniface Drive	
City Malibu State	CA Zip Code 90265
Country USA Telephone	(310) 589-5910 Fax (310) 589-5910
Name (Print/Type) Cary Tope-McKay	Registration No. (Attorney/Agent) 41,350  Date 7 /16/9 9

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

15

20

25

35

## LATERALLY VARYING MULTIPLE DIODES

### TECHNICAL FIELD

The present invention is concerned with apparatus including semiconductor devices such as diodes. In particular, this invention relates to integrated multiple diodes, and more particularly to resonant tunneling diodes and systems utilizing resonant tunneling diode circuits with multistable states.

### **BACKGROUND OF THE INVENTION**

A diode is a semiconductor device having a non-linear voltage-current relation. Diodes are important solid-state devices and have many electronic applications. The tunnel diode is a variety of diode with the unusual characteristic of negative differential resistance. Negative differential resistance is a voltage-current behavior where, over certain voltage ranges, increasing the voltage applied across the diode leads to decreased current carried through the diode. For certain voltage ranges, however, current flows relatively freely through the diode. In contrast, for most devices, increasing the voltage applied across the diode, within operating parameters, leads to increasing current regardless of the voltage range. Tunnel diodes, in general, have a number of applications, including high frequency oscillator circuits and high frequency electronic switches.

One type of tunnel diode is the double barrier tunnel diode, which generally includes a quantum well with thin barrier layers on either side. This structure is known as a double barrier structure and typically lies between two injection layers. The double barrier structure serves as an energy barrier to the flow of electrons that can be overcome only under certain conditions. Fulfillment of these conditions results in a negative differential resistance characteristic of interest over a range of external applied bias voltages. Electrons are injected into the double barrier structure from the conduction band of one of the injection layers under an internal electric field produced by the applied external bias voltage. The applied voltage increases the energy of the injected electrons such that they satisfy the resonant tunneling condition of the quantum barrier. Under such voltage conditions, the resonance condition is satisfied and an incoming electron has the same energy as an energy state of the quantum well. This condition enables electrons to tunnel through double barrier structure. As the bias voltage is increased further, the energy levels no longer match the energy state of the quantum well and the resonance condition is no longer satisfied. At this point the current decreases, resulting in the negative differential resistance effect.

Of particular interest are quantum well devices having current voltage characteristics including multiple negative differential resistance regions. Using traditional methods to achieve multiple negative differential resistance regions required complex circuitry. Therefore, development of a simpler, integrated circuit exhibiting multiple negative resistance regions was desirable. Such multiple regions may be obtained from a plurality of resonant states of a quantum well or from stacking several double barrier structures wells together. However, the resulting devices typically require much higher voltages

corresponding to excited states as compared to the resonant voltage of a single quantum well.

In furtherance of the continuing trend towards miniaturization and increased functional density in electronic devices, much attention has been directed toward resonant-tunneling devices as characterized by operation involving a particular carrier energy coinciding with a particular quantized energy level in a potential well. Extensive literature has been developed surrounding both the theoretical and practical device aspects as surveyed, e.g., by:

10

15

20

25

30

35

40

45

F. Capasso et al., "Resonant Tunneling Through Phenomena...in Superlattices, and Their Device Applications", *IEEE Journal of Quantum Electronics*, Vol. QE-22 (1986), pp. 1853-1869.

Also, noting that resonant-tunneling devices may be made as diodes and as transistors; see, e.g.,

- E. R. Brown et al., "Millimeter-band Oscillations Based on Resonant Tunneling in a Double-barrier Diode at Room Temperature", *Applied Physics Letters*, Vol. 50 (1987), pp. 83-85;
- H. Toyoshima et al., "New Resonant Tunneling Diode with a Deep Quantum Well", *Japanese Journal of Applied Physics*, Vol. 25 (1986), pp. L786-788;
- H. Morkoc et al., "Observation of a Negative Differential Resistance Due to Tunneling through a Single Barrier into a Quantum Well", *Applied Physics Letters*, Vol. 49 (1986), pp. 70-72;
- F. Capasso et al., "Resonant Tunneling Transistor with Quantum Well Base and High-energy Injection: A New Negative Differential Resistance Device", *Journal of Applied Physics*, Vol. 58 (1985), pp. 1366-1368;
- N. Yokoyama et al., "A new Functional, Resonant-Tunneling Hot Electron Transistor (RHET)", *Japanese Journal of Applied Physics*, Vol. 24 (1985), pp. L853-L854;
- F. Capasso et al., "Quantum-well Resonant Tunneling Bipolar Transistor Operating at Room Temperature", *IEEE Electron Device Letters*, Vol. EDL-7 (1986), pp. 573-575;
- T. Futatsugi et al., "A Resonant-Tunneling Bipolar Transistor (RBT): A Proposal and Demonstration for New Functional Devices with High Current Gains", *Technical Digest of the 1986 International Electron Devices Meeting*, pp. 286-289;
- T. K. Woodward et al., "Experimental Realization of a Resonant Tunneling Transistor", *Applied Physics Letters*, Vol. 50 (1987), pp. 451-453;
- B. Vinter et al., "Tunneling Transfer Field-effect Transistor: A Negative Transconductance Device", *Applied Physics Letters*, Vol. 50 (1987), pp. 410-412;
  - A. R. Bonnefoi et al., "Inverted Base-collector Tunnel Transistors", *Applied Physics Letters*, Vol. 47 (1985), pp. 888-890;
- S. Luryi et al., "Resonant Tunneling of Two-dimensional Electrons through a Quantum Wire: A Negative Transconductance Device", *Applied Physics Letters*, Vol. 47 (1985), pp. 1347-1693; and
- S. Luryi et al., "Charge Injection Transistor Based on Real-Space Hot-Electron Transfer", *IEEE Transactions on Electron Devices*, Vol. ED-31 (1984), pp. 832-839.

10

15

20

25

Of particular interest are integrated devices having multiple negative differential resistance current-voltage characteristics in order to obtain circuits with multistable states. Multiple resonant tunneling diodes in series are a well-known circuit component for supplying multistable states for digital logic and signal processing. The total voltage can be distributed across the circuit elements in more than one way, depending on the history of the circuit, thus defining the multistable states. For some circuit applications it is preferable to control the total current instead of the total voltage. Also, the total of the voltages across the series of resonant tunneling diodes add together and can become too high for convenient processing by the rest of the circuit. It is natural to then consider a pair of resonant tunneling diodes in a parallel arrangement instead of in series. The most efficient way to do this is to grow one resonant tunneling diode epitaxial structure and then divide it up electrically using lithography. However, two such identical resonant tunneling diodes in parallel are basically equivalent to one resonant tunneling diode with a combined area of the two, unless something is done to differentiate them. The I(V) curves of the two or more resonant tunneling diodes must have different shapes, i.e., the peak and valley voltages differing, not just by a scale factor on the current. Then, they will naturally not behave similarly under the same bias. For example, a given bias voltage might put one resonant tunneling diode near its peak current while the other was near its valley current.

An example of previous methods for obtaining multiple stable solutions by putting two resonant-tunneling diodes in parallel is that of Capasso et al., U.S. Patent No. 4,902,912 in which the two resonant-tunneling diodes are separated by a resistance consisting of a low doped region between the resonant-tunneling diodes. FIG. 1(a) provides a basic circuit diagram of this concept. Although the current out of the contact exhibits double peaks and multiple stable states for certain voltage differences, the required use of multiple voltage sources increases the complexity of the device. Additionally, the device is not easily adjustable or controllable. An attempt to improve on the concept developed by Capasso et al. was made by J. Soderstrom and T. Anderson, as discussed in Electron Device Letters, Vol. 9, No. 5, May 1988. FIG. 1(b) provides a basic circuit diagram of this concept. Soderstrom and Anderson introduced two resistors in series with the resonant-tunneling diodes. By choosing the resistors properly, they caused the circuit to produce a double peak curve. However, this concept has the disadvantage that the resistors introduce hysteresis, which causes the presence of different peak voltages for forward and backward voltage sweeps, and also decreases the speed of the device due to the RC time constant. The structure of Soderstrom and Anderson use lightly doped regions in order to vary the resistance for each of the diodes.

Accordingly, it is an object of the present invention to provide an integrated circuit including laterally varying diodes with multiple current-voltage characteristics that can be tailored for multiple stable solutions. Specifically, the diodes utilized for demonstration here are of the resonant tunneling type. It is another object of the present invention to provide apparatus in accordance with the invention, which give examples of its usage.

35

#### SUMMARY OF THE PRESENT INVENTION

The present invention provides a plurality of laterally varying diodes and a method for producing them. The plurality of laterally varying diodes includes, in common, an n-collector region formed on a diode region, with the n-collector region having a contact surface opposite the diode region and a depth extending from the contact surface to the diode region. Each of the individual diodes includes an independently selectable portion of the depth with an ion-implanted portion. The plurality of laterally varying diodes further including means for substantially electrically isolating each individual diode.

10

15

The method for producing a plurality of laterally varying diodes includes the steps of providing a wafer having a diode region and a n- collector region having a depth; masking the wafer to isolate the effects of ion-implantation to the desired portion of the n- collector region; ion-implanting the desired portion of the n- collector region to a desired depth; repeating the masking and ion-implantation steps a desired number of times to produce a desired number of ion-implanted portions in the n- collector region; and providing means for electrically isolating the individual portions of the diode region and the n- collector region corresponding to the ion-implanted portions in the n- collector region.

20

A second method for producing a plurality of laterally varying diodes includes the steps of providing a wafer having a diode region and a n- collector region having a depth; masking a portion of the n- collector region; etching the non-masked portion of the n-collector region to desired depth; repeating the masking and etching steps a for a desired number of portions of the n- collector region; uniformly ion-implanting the desired n-collector regions; and providing means for electrically isolating the individual portions of the diode region and the n- collector region corresponding to the ion-implanted portions in the n- collector region.

25

The present invention may be used to develop a variety of diode types. It is discussed herein in terms of the provision of a plurality of laterally varying resonant tunneling diodes.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

35

FIG. 1(a) provides a circuit diagram basically illustrating the concept by Capasso et al., further described in U.S. Pat. No. 4,902,912;

FIG. 1(b) provides a circuit diagram basically illustrating the concept by Soderstrom et al.;

FIG. 2 provides a layer diagram of a generic embodiment of the present invention, demonstrating the ion-implanted regions;

FIG. 3 provides a layer diagram of a generic embodiment of the present invention, demonstrating the ion-implanted regions as produced by an alternative method; FIG. 4 provides a band-edge diagram demonstrating a typical resonant tunneling diode

and the band-bending effect caused by the configuration of the present invention;

FIG. 5 provides a current-voltage (I(V)) diagram illustrating curves for two laterally varying diodes, which may be developed by the present invention;

FIG. 6 provides a graph showing the variation of the external voltage over a diode for various levels of the main depth, while the internal voltage over the diode and the trailing region are held constant;

FIG. 7 provides a graph showing the external voltage over a diode for various levels of the trailing region, while the internal voltage over the diode and the main depth are held constant.

#### **DETAILED DESCRIPTION**

The present invention relates to laterally varying multiple diodes, as well as to apparatus incorporating them therein. The diodes presented herein are fabricated as resonant tunneling diodes in a single unit such that the each individual diode may have a different voltage for its peak current value. Although resonant tunneling diodes are shown in this description for purposes of illustration, the present invention is readily adaptable to other diode types. The following description is presented to enable one of ordinary skill in the art to make and use the invention and to incorporate it in the context of particular applications. Various modifications to the preferred embodiment, as well as a variety of uses in different applications will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to other embodiments. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

25

30

5

10

15

20

The present invention provides an electronic circuit component comprised of a plurality of diodes, specifically in the form of resonant tunneling diodes fabricated together such that each of the individual diode has a different peak current voltage value. Resonant tunneling diodes are currently utilized in a variety of applications, including multi-stable state logic devices and high speed circuits for signal processing such as comparators, analog to digital converters, sample and hold circuits, and frequency multipliers.

35 2 1

40

FIG. 2 provides a layer diagram of a generic embodiment of the present invention, demonstrating the ion-implanted regions. It includes, from the bottom up, the substrate 200, the highly n-doped type emitter 202, the double barriers 204 and well 206, the lightly ( $\sim 1 \times 10^{17} \text{ cm}^{-3}$ ) doped part of the collector 208, and finally first 210, second 212, and  $x^{th}$  214 shallow ion-implanted regions ( $n^+ \sim 1 \times 10^{19} \text{ cm}^{-3}$ ) which define the plurality x resonant tunneling diode collector contacts. Conventional mesa etching into the  $n^{++}$  emitter layer would subsequently electrically isolate the x resonant tunneling diodes as shown in FIG. 2. The number x of diodes which are grown on the same epitaxial structure may be chosen based on the needs of a particular application. The distances, labeled  $d_1$ ,  $d_2$ , and  $d_x$ , between the ion-implanted regions 210, 212, and 214 and the nearest barrier 204 of each diode may be chosen independently to vary the characteristics of each diode. With x different resonant tunneling diodes grown on one substrate, designs utilizing all x types could then easily be implemented by specifying the collector implant

utilizing all x types could then easily be implemented by specifying the collector implant depths  $d_1$ ,  $d_2$ , and  $d_x$ . The main principle is that the peak voltage of each resonant

25

35

40

45

tunneling diode can be tailored by varying the length  $d_x$  for each resonant tunneling diode. The voltage strongly depends on this length because it comprises a space charge region where the electric field is high, and therefore the voltage drop is high.

The implantation process of the present invention may be performed in a number of ways, two of which have been found particularly useful. In the first method, each portion of the n- collector region 208 corresponding to a different diode structure is independently masked and implanted to the depth necessary to create the desired distances d<sub>x</sub> for each. In the second method, the surface of the n- collector region 208 is masked and etched to a desired depth, and the ion implantation is performed uniformly across the different diode structures. A general overview of a series of laterally varying resonant tunneling diodes produced by the second method is shown in FIG. 3 with all elements corresponding to the same in FIG. 2. After implantation, the diodes produced are electrically isolated from each other by means of etching or any other suitable process.

The FIG. 4 illustrates general characteristics of an individual one of the plurality of laterally varying diodes shown in FIGs. 2 and 3 by showing a typical representative resonant tunneling diode band-edge diagram. The electric field is approximately constant, and the voltage drop linear across the lightly doped region, which includes the double barrier 204, the well 206, and the non-ion-implanted portion of the n- collector region 208. It is not uncommon for the length  $d_x$  to be several times the width of the double barriers 204 and well 206, and therefore contain the majority of the voltage drop. The border with the highly doped ion implanted region, where the energy band quickly flattens out, determines the length  $d_x$ .

An example of typical current-voltage (I(V)) curves obtainable appear as shown in FIG. 5. If the lateral widths of the highly doped regions are chosen as equal, the peak currents of the two resonant tunneling diodes will be very similar to those shown. The currents will also be approximately proportional to the area of the ion-implanted portion as viewed from the top of a wafer. It is important to note that FIGs. 2, 3, 4, and 5 are provided specifically to give qualitative representations of the structure and curves obtainable with the present invention. Those actually produced will vary depending on the particular application.

Although represented in FIG. 2 and 3 as a uniform block, the ion-implantation process inherently results in an ion count that varies with depth. FIG. 6 and 7 provide an illustration showing an example of a modeled effect of this variation. The implant region may be modeled as having a main depth and a trailing region. The main depth is the depth into the n- collector region where the implantation is roughly uniform, and the trailing region is the area beyond the main depth where the implantation level falls off and approaches zero. In FIG. 6 and 7, the main depth is labeled b, and the trailing region is labeled r. The units for both b and r are microns. FIG. 6 provides a graph showing the variation of the external voltage over a diode for various levels of the main depth b, while the internal voltage over the diode is selected at 0.4 and the trailing region r is held at 0.1 microns. FIG. 7 provides a graph showing the external voltage over a diode for various

levels of the trailing region r, while the internal voltage over the diode is selected at 0.4 and the main depth b is held at 0.1 microns.

20

25

30

35

# **CLAIMS**

#### What is claimed is:

- 1. A plurality of laterally varying diodes including, in common, an n- collector region formed on a diode region, the n- collector region having a contact surface opposite the diode region and a depth extending from the contact surface to the diode region, with each individual diode having an independently selectable portion of the depth including an ion-implanted portion, the plurality of laterally varying diodes further including means for substantially electrically isolating each individual diode.
  - 2. A plurality of laterally varying diodes as set forth in claim 1, wherein the diode region is formed as a resonant tunneling diode region.
  - 3. A method for producing a plurality of laterally varying diodes including the steps of:
    - a. providing a wafer having a diode region and an n- collector region having a depth;
    - b. masking the wafer to isolate the effects of ion-implantation to the desired portion of the n- collector region;
    - c. ion-implanting the desired portion of the n- collector region to a desired depth;
    - d. repeating steps b and c a desired number of times to produce a desired number of ion-implanted portions in the n- collector region; and
    - e. providing means for electrically isolating the individual portions of the diode region and the n- collector region corresponding to the ion-implanted portions in the n- collector region.
  - 4. A method for producing a plurality of laterally varying diodes as set forth in claim 3, wherein the diode region is a resonant tunneling diode region.
  - 5. A plurality of laterally varying diodes produced by the method of claim 3.
  - 6. A plurality of laterally varying resonant tunneling diodes produced by the method of claim 3.
  - 7. A method for producing a plurality of laterally varying diodes including the steps of:
    - a. providing a wafer having a diode region and an n- collector region having a depth;
    - b. masking a portion of the n- collector region;
    - c. etching the non-masked portion of the n- collector region to desired depth;
    - d. repeating steps b and c for a desired number of portions of the n- collector region;
    - e. uniformly ion-implanting the desired n- collector regions; and
    - f. providing means for electrically isolating the individual portions of the diode region and the n- collector region corresponding to the ion-implanted portions in the n- collector region.
- 40 8. A method for producing a plurality of laterally varying diodes as set forth in claim 7, wherein the diode region is a resonant tunneling diode region.
  - 9. A plurality of laterally varying diodes produced by the method of claim 7.
  - 10. A plurality of laterally varying resonant tunneling diodes produced by the method of claim 7.

45

10

# **ABSTRACT**

A method for producing laterally varying multiple diodes and their device embodiment are presented herein. As demonstrated, multiple resonant tunneling diodes are fabricated together utilizing a single epitaxial structure. Shallow, ion-implanted regions having varying depths,  $d_x$ , define the collector contacts. Each diode is isolated electrically from the others by methods such as conventional mesa etching into the emitter layer. The varying depths,  $d_x$ , provide means for varying the peak voltage of each individual diode. The peak voltage strongly depends on the depths,  $d_x$ , because it comprises a space charge region where the electric field is high, and therefore the voltage drop is high. The invention disclosed herein is useful in applications such as high-speed circuits such as comparators, analog to digital converters, sample and hold circuits, logic devices, and frequency multipliers.




FIG. 1

FIG. 2

FIG. 3





FIG. 4






FIG. 6




FIG. 7

# **DECLARATION FOR UTILITY OR DESIGN** PATENT APPLICATION (37 CFR 1.63)

☑ Declaration Submitted with Initial Filing

□ Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Numbe	r HRL11
First Named Inventor	Schulman
	IF KNOWN
Application Number	/
Filing Date	
Group Art Unit	
Examiner Name	

As a below named inventor, I hereby declare that:									
My residence, post office address, and citizenship are as stated below next to my name.									
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:									
Laterally Varying Multiple Diodes									
the specification of which		(Title	of the Invention)						
is attached hereto									
was filed on (MM/D	D/YYYY)		as U	Inited	d States Applicat	ion Number or I	PCT International		
Application Number			as amended on (MM/D				(if applicable).		
I hereby state that I have re amended by any amendme	viewed ar	nd understand the cally referred to abo	contents of the above	ident	ified specification	n, including the	claims, as		
I acknowledge the duty to o				y as	defined in 37 CF	R 1.56.			
		<del></del>				····			
I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.									
Prior Foreign Application		Country	Foreign Filing Da		Priority Not Claimed	Certified C	opy Attached?		
Number(s)		Country	(MM/DD/TTTT)		140t Claimed	1E3	NO		
					! 님 '		H		
							ö		
		P. 1. 1		data	about PTO/SR/	12B attached he	oreto:		
Additional foreign applic	ation num!	pers are listed on a	VI Inited States provis	iona	annlication(s) li	sted below.			
Application Numbe			e (MM/DD/YYYY)	T					
Application	,		numb suppl	onal provisior ers are listed emental priori SB/02B attacl	ty data sheet				

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

	PTO/SB/01 (12-97)
Please type a plus sign (+) inside this box -> +	Approved for use through 9/30/00. OMB 0651-0032
	Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

# **DECLARATION** — Utility or Design Patent Application

hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.															
U.S. Parent Application or PCT Parent Number						Parent Filing Date (MM/DD/YYYY)					nt Patent No if applicabl				
Additional	U.S. or PC	CT international a	pplicat	ion num	bers are	e listed or	a sup	plementa	al pri	iority data s	heet P	ro/SB/0	2B attached he	reto.	
As a named inve	entor, I he	reby appoint the	followir	ng regis	tered pr	actitioner	(s) to p	rosecute	this	application	and to	transac	t all business in	the Patent	
and Trademark	Office con	nected therewith	_		er Numi	ber					-	-	Place Custor Number Bar (		
				OR Registe	red prac	titioner(s	) name	/registrat	tion	number list	ed belo	<sub>w</sub> L_	Label her		
					Regist					Name	9		Registration Number		
	Name			41.25	Num	ber		-	_				i i i i i i i i i i i i i i i i i i i	1501	
Cary Tope-	-McKay	ý		41,35	0										
Additional r	egistered	practitioner(s) na	med o	n supple	emental	Registere	ed Prac	titioner I	nfor	mation she	et PTO	/SB/02C	attached here	to.	
Direct all corr	·	nce to: 🔲 C	ustom	er Nur Code L	nber					1			ondence addr		
Name	Cary '	Торе-МсК	ay												
Address	28904	Boniface I	Drive												
Address												1			
City	Malib	ou						State	C	A	ZIP	9026			
Country	USA	Telephone (310) 5						FdX   \				(310)	589-5910		
believed to be punishable by	true; and fine or in	statements mad I further that the apprisonment, or it issued thereon.													
Name of S	ole or F	irst Invento						A petiti	ion	has been	filed fo	r this u	ınsigned inve	ntor	
G	iven Nan	ne (first and mi	ddle fi	f anyl)				Family Name or Surname							
Joel N.							S	chulm	an						
Inventor's Signature		Jailn Shilman						Date					9-2-99		
Residence:	City	Malibu State CA						Country USA Citizenship				USA			
Post Office A	Address	1832 Lo	oko	out ]	Road	<u>d</u>									
Post Office	Address					<u></u>					,				
City		Malibu State CA ZII							90265 Country L				USA		
X A LUC				41	1		-tal A	dditiono	ı le	ventor(c)	choot/s	) PTO	/SR/02A attai	shed heret	

Please type a plus sign (+) inside this box → +

PTO/SB/02A (3-97)
sign (+) inside this box → + Approved for use through 9/30/98 OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

# **DECLARATION**

# ADDITIONAL INVENTOR(S) Supplemental Sheet Page 1\_\_ of 1\_\_

		_										
Name of Additional Joint Inventor, if any:  A petition has been filed for this unsigned inventor										entor		
Given Name (first and middle [if any]) Family								Name or Surname				
David H.	avid H. / Chow											
Inventor's Signature	Mar M.							ite /	1/2/99			
Residence: City	Newbury Park State CA Country USA								Citize	nship T	JSA	
Post Office Address	3940 Greenwood Street											
Post Office Address									·			
City	Newbury Park	State	CA		z	IP (	91320	Count	<sub>ry</sub> U	SA		
Name of Addition	nal Joint Inventor, if any	<i>/</i> :		Ε	] A	petitio	n has been file	d for t	his uns	igned inv	rentor	
Given Na	me (first and middle [if any])						Family Na	me or	Surnar	ne		
Inventor's Signature			_							Date		
Residence: City		State			Со	untry			Cit	izenship		
Post Office Address												
Post Office Address										1		
City		State				ZIP		Cot	untry			
Name of Additio	nal Joint Inventor, if an	y:			] A	petitio	on has been file	ed for	this un	signed in	ventor	
Given Na	ame (first and middle [if any]	)					Family Na	me or	Surna	me		
											<u> </u>	
Inventor's Signature			· <b>T</b>							Date		
Residence: City		State			Co	ountry	,		Ci	tizenship	<u> </u>	
Post Office Address												
Post Office Address	3											
City		State				ZIP			Count	ry		

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.